Filing Date: July 30, 2003

Title: DUAL MODE DDR SDRAM/SGRAM

Page 2 Dkt: 303.519US2

IN THE CLAIMS

- 1. (Currently Amended) A dual-data rate (DDR) synchronous dynamic random access memory (SDRAM)/synchronous graphic random access memory (SGRAM) comprising a single memory device comprising:
 - a memory array including a quad-bank DRAM; and[[,]]
- a logic circuitry coupled to the memory array configurable to operate the single memory device in a first mode having delayed lock loop (DLL) capability and in a second mode having non-DLL capability, wherein the logic circuitry comprises an Extended Mode Register adapted to enter the first mode having the DLL capability upon receiving a Load Mode Register command.
- 2. (Original) The DDR SDRAM/SGRAM of claim 1, wherein the DLL capability provides for alignment of an output data on a read line of the DDR SDRAM/SGRAM with an incoming clock signal.
- 3. (Currently Amended) A dual-data rate (DDR) synchronous dynamic random access memory (SDRAM)/synchronous graphic random access memory (SGRAM) comprising a single memory device comprising:
 - a memory array including a quad-bank DRAM; and[[,]]
- a logic circuitry coupled to the memory array configurable to operate the single memory device in a first mode having delayed lock loop (DLL) capability and in a second mode having non-DLL capability;

wherein the logic circuitry comprises an Extended Mode Register, defaults to the second mode having the non-DLL capability, and enters the first mode having the DLL capability upon receiving a Load Mode Register command on the Extended Mode Register.

4. (Original) The DDR SDRAM/SGRAM of claim 1, wherein the single memory device has a plurality of characteristics that vary according to operation in the first mode having the DLL capability compared to operation in the second mode having the non-DLL capability, the

plurality of characteristics including at least one characteristic selected from the group essentially consisting of: DLL, CAS latencies, preambles, postambles, set-up timing and hold timing.

5. (Currently Amended) A memory device for graphics processing comprising: a memory array including an internal pipelined DRAM;

a logic circuitry coupled to the memory array configurable to operate in a first mode having delayed lock loop (DLL) capability and in a second mode having non-DLL capability;

wherein the DLL capability provides for alignment of an output data on a read line of the memory array with an incoming clock signal; and

wherein the logic circuitry comprises an Extended Mode Register adapted to enter the first mode having the DLL capability upon receiving a Load Mode Register command on the Extended Mode Register.

- 6. (Currently Amended) A memory device for graphics processing comprising: a memory array including an internal pipelined DRAM;
- a logic circuitry coupled to the memory array configurable to operation operate in a first mode having delayed lock loop (DLL) capability and in a second mode having non-DLL capability,

wherein the DLL capability provides for alignment of an output data on a read line of the memory array with an incoming clock signal; and

wherein the logic circuitry comprises an Extended Mode Register, defaults to the second mode having the non-DLL capability, and enters the first mode having the DLL capability upon receiving a Load Mode Register command on the Extended Mode Register.

7. (Original) The memory device of claim 5, wherein the memory device has a plurality of characteristics that vary according to operation in the first mode having the DLL capability compared to operation in the second mode having the non-DLL capability, the plurality of characteristics including at least one characteristic selected from the group essentially consisting of: DLL, CAS latencies, preambles, postambles, set-up timing and hold timing.

8. (Currently Amended) A system comprising:

a processor;

a dual-data rate (DDR) memory having a single memory device including a quad-bank DRAM and configurable to operate in a first mode and a second mode, the first operational mode and the second mode each relating to a different alignment of output data as to a read line of the memory; and

wherein the logic circuitry comprises an Extended Mode Register adapted to enter the first mode having the DLL capability upon receiving a Load Mode Register command.

- 9. (Original) The system of claim 8, wherein the first mode includes a delayed lock loop (DLL) capability and the second mode includes a non-DLL capability.
- 10. (Original) The system of claim 8, wherein the first mode includes a phase lock loop (PLL) capability and the second mode includes a non-PLL capability.
- 11. (Currently Amended) A dual-data rate (DDR) memory comprising a single memory device comprising:
 - a memory array including a quad-bank DRAM; and[[,]]
- a logic circuitry coupled to the memory array configurable to operate in a first mode and a second mode, the first mode and the second mode each relating to a different alignment of output data as to a read line of the memory, wherein the logic circuitry comprises an Extended Mode Register adapted to enter the first mode having the DLL capability upon receiving a Load Mode Register command.
- 12. (Original) The DDR memory of claim 11, wherein the first mode relates to one of a delayed lock loop (DLL) capability and a phase lock loop (PLL) capability.

13. (Currently Amended) A dual-data rate (DDR) memory device comprising:

a memory array including full page burst capability; and

a logic circuit coupled to the memory array configurable to operate in a first mode and a second mode, the first mode and the second mode each relating to a different alignment of output data as to a read line of the memory device, wherein the logic circuitry comprises an Extended Mode Register adapted to enter the first mode having the DLL capability upon receiving a command.

- 14. (Original) The DDR memory device of claim 13, wherein the memory device comprises a synchronous dynamic random access memory (SDRAM)/synchronous graphic random access memory.
- 15. (Currently Amended) A memory device comprising:
 - a memory array including a quad-bank DRAM having full page burst capability; and
- a logic circuit coupled to the memory array and having a capability to align output data as to a read line of the memory device in accordance with a plurality of different modes, wherein the logic circuitry comprises an Extended Mode Register adapted to enter the first mode having the DLL capability upon receiving a command.
- 16. (Previously Presented) The memory device of claim 15, wherein the plurality of different modes includes a delayed lock loop (DLL) mode.
- 17. (Previously Presented) The memory device of claim 15, wherein the plurality of different modes includes a phase lock loop (PLL) mode.
- 18. (Previously Presented) The memory device of claim 15, wherein the plurality of different modes includes two modes.

AMENDMENT UNDER 37 C.F.R. § 1.312

Serial Number: 10/629,957

Filing Date: July 30, 2003

Title: DUAL MODE DDR SDRAM/SGRAM

Page 6 Dkt: 303.519US2

19. (Original) The memory device of claim 15, wherein the memory device comprises a synchronous dynamic random access memory (SDRAM)/synchronous graphic random access memory.

- 20. (Previously Presented) A system comprising:
 - a processor; and[[,]]

a dual-data rate (DDR) memory having a single memory device having full page burst capability and a capability to align output data as to a read line of the memory device in accordance with a plurality of different modes, wherein the logic circuitry comprises an Extended Mode Register adapted to enter the first mode having the DLL capability upon receiving a command.

- 21. (Original) The system of claim 20, wherein the plurality of different modes includes a delayed lock loop (DLL) mode.
- 22. (Original) The system of claim 20, wherein the plurality of different modes includes a phase lock loop (PLL) mode.
- 23. (Original) The system of claim 20, wherein the plurality of different modes includes two modes.
- 24. (Original) The system of claim 20, wherein the memory device comprises a synchronous dynamic random access memory (SDRAM)/synchronous graphic random access memory.
- 25. (Previously Presented) The DDR SDRAM/SGRAM of claim 3, wherein the single memory device has a plurality of characteristics that vary according to operation in the first mode having the DLL capability compared to operation in the second mode having the non-DLL capability, the plurality of characteristics including at least one characteristic selected from the group essentially consisting of: DLL, CAS latencies, preambles, postambles, set-up timing and hold timing.

AMENDMENT UNDER 37 C.F.R. § 1.312

Serial Number: 10/629,957

Filing Date: July 30, 2003

Title: DUAL MODE DDR SDRAM/SGRAM

Page 7 Dkt: 303.519US2

26. (Previously Presented) The DDR SDRAM/SGRAM of claim 3, wherein the DLL capability provides for alignment of an output data on a read line of the DDR SDRAM/SGRAM with an incoming clock signal.

27. (Previously Presented) The memory device of claim 6, wherein the memory device has a plurality of characteristics that vary according to operation in the first mode having the DLL capability compared to operation in the second mode having the non-DLL capability, the plurality of characteristics including at least one characteristic selected from the group essentially consisting of: DLL, CAS latencies, preambles, postambles, set-up timing and hold timing.

Title: DUAL MODE DDR SDRAM/SGRAM

Page 8 Dkt: 303.519US2

Conclusion

Claims 1, 3, 5-6, 8, 11, 13, 15, and 20 have been amended for clarity. It is respectfully submitted that these changes do not introduce new matter, and the claims are allowable without further search or consideration. Therefore, entry is appropriate under Rule 312, and is respectfully requested.

Respectfully submitted,

KEVIN J. RYAN

By their Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A. P.O. Box 2938
Minneapolis, MN 55402

(612) 349-9587

Date O Defit O

Timothy B. Clise

Reg. No. 40,957

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Mail Stop Issue Fee, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this day of September, 2005.

Name

Lacia Le